I. INTRODUCTION
N this paper we examine testability of Iterative Logic Arrays (ILA's) constructed from a library of AND-EXOR gates called controlled-NOT (CNOT) gates. A k-CNOT gate has k + 1 input wires and k + 1 output wires. It transmits the first k input signals unchanged, and inverts the last input signal iff the first k inputs are all 1; clearly this input-output mapping is bijective. Figure 1 shows examples of k-CNOTs and the standard graphic symbols used for them. If k = 0, a k-CNOT is a simple NOT gate or inverter. Since a 2-CNOT gate can implement the NAND function, any Boolean function can be implemented by a k-CNOT circuit A k-CNOT gate can be implemented using 1 k-input AND gate and an EXOR gate as shown in Fig 2. Frequency of switching in a k-CNOT gate is very less, i.e. 1/2 k . . Figure 3 shows k-CNOT implementation of a single ILA cell.
The testing of ILAs has been widely studied in the past and even more so in recent times due to advances in VLSI which have made these structures attractive to the circuit designer. Most test generation techniques use the regular cell interconnection structure of the ILAs in one way or the other [1, 2, 3, 4, 5] .
The paper is organized as follows. In section 2 the assumed Single Cell Fault (SCF) model has been discussed. In section 3 C-Testability of ILAs has been proven and it has been shown that number of tests required is equal to number of entries in the cell truth table. In section 4 we generate tests for 1D ILAs. In section 5 we present test generation technique for 2D ILAs which can be actually extended for any n-dimensional ILAs. Section 6 concludes the paper with a brief discussion on possible application of this test technique in testing FPGAs. 
II. THE FAULT MODEL
We assume that the truth table of a single ILA cell can be altered in any manner in presence of a fault as long as it remains combinational. In such a scenario all possible inputs must be applied to each of the ILA cells and we must ensure any such single cell fault (SCF) must propagate to the observable outputs of the ILA (for ex. in case of 2D ILA, vertical outputs of the last row and horizontal outputs of the last column). tests independent of p and q.
Testability of AND-EXOR
Proof: As the cell function f realized by (h, v) cell is bijective; the fault propagates to either h out s or v out s of the faulty cell. If it propagates to h out s, then the cell just at the right of the faulty one propagates the fault to its h out s or v out s (as it is assumed to be fault-free; only one cell can be faulty at a time); else the cell just beneath the faulty one propagates it to its h out s or v out s. This implies 2 (h + v) tests suffice to detect all SCFs in 2D ILAs.
Consider 1D and 2D ILAs constructed from the cell shown in Fig. 3 . Both the ILAs can be tested for SCFs using only 2 3 = 8 tests. Any ILA constructed from (2, 1)-cells can not be tested for SCFs by less than 8 tests. This testability is known as Optimal-Testability (i.e., O-Testability), where number of tests is independent of size of the ILA and equal to number of entries in the cell truth table. The truth table for the cell has been shown in 
IV. ONE-DIMENSIONAL ILAS
We use property 1 to generate tests for 1D ILAs. Given, cell truth table we construct x-transition diagram and decompose it into disjoint Euler tours. Please note that x-transition diagram can be decomposed in more than one ways, and each of the decomposition gives a solution. We illustrate the test generation for 1D ILA constructed from cells shown in Fig. 3 . for 1D ILA (we ignore vertical dimension and treat it as vertical input/output to the cell); we decide upon the decomposition of the x-transition diagram. Then for that decomposition we check whether it satisfies certain property in the y-transition diagram. If it satisfies the property we generate tests for 2D ILA using tests of 1D ILA. q 1 ) and (v 1 , q 3 ) . They clearly don't form a closed walk; hence, we can not derive tests for 2D ILA using this decomposition. The implication of this is illustrated with the help of Fig. 8 
VI. CONCLUSION
In this paper, we characterize the testability properties of both 1D, 2D and nD ILAs. The ATPG method of test derivation for 2D ILAs can be extended to any n-dimensional ILAs. Lots of research works have been reported in literature on iterative logic arrays primarily because of its regular structure and close resemblance with FPGAs. FPGAs can be reconfigured as iterative logic arrays and the idea of ILA testing can be applied in testing FPGAs. The only problem lies in the fact that no. of outputs is normally far less than no. of inputs in each PLB. 
